This website uses cookies to ensure you get the best experience on our website. Privacy Policy OK

The MOD 10 Counter

By

The technique for designing a MOD 10 counter is introduced. Asynchronous inputs of a JK flip-flop are used to clear the counter.

You may also like

Ask a Question
Asked by Zaleh on 12/23/2014 5:55:12 AM Votes 0.00 Thumps Up Thumps Down

How would I Design a FSM Controller to drive the two signals ld_en and CLR . The

Controller should have a single input clr/shift and operate as follows: When clr/shift = 1 both Shift Registers are loaded via their Parallel Inputs.

When clr/shift = 0 each rising clock shifts the value in both SR.

Comments

Creative Commons Attribution-NonCommercial 4.0 International License.

Learn more about the license »

 177